

This circuitry consists of the PCB inputs and outputs for the +5 VDC logic power and 36 VAC input to the on board regulators. The +5 VDC inputs and outputs are discussed on the Sheet 1. Side A of this schematic set.

The 36 VAC inputs are received by two full wave rectifiers. Diodes CR6 and CR7 rectify the negative cycle of the input and the 7915 regulates the voltage at -15 VDC. Diodes CR8 and CR9 rectify the positive pulse of the 36 VAC input and the 7815 regulates the voltage at +15 VDC. The 7805 regulates an additional 5 VDC for the DACs. Zener diode CR11 supplies the +8.2 VDC for the sample and hold circuit. The +22V (unregulated) is used to power operational amplifier R7 in the audio output.

## LAMP, LED, AND COIN COUNTER OUTPUT

This circuit consists of coin counter driver Q4 and data latch N11, clocked by the microcomputer's address decoder. When the input to Q4 is high, the collector goes low grounding the return of the coin counter in the coin door. When START/SELECT is clocked low, it

Thrust passes through analog switches P5 when AUD0

and/or AUD1, and/or AUD2 is high. When AUD0 only is high, the thrust audio is at its lowest volume. When

AUD0 thru AUD2 are all high, the thrust audio is at its

The explosion audio is enabled by AUD3. The volume

of this signal is also determined by the state of AUD0

The 3 KHz audio and 6 KHz audio are enabled by

AUD4 and AUD5 respectively. The 3 KHz signal is used as


an audio warning of low fuel and indicator of proper

ROM and RAM operation during Self-Test. The 6 KHz


signal is used as the coin door SLAM audio and during


Self-Test to indicate proper operation of control panel

and coin door switch inputs and improper operation of



4066 × 4





Q4 2N6044

# There are four sounds generated in the Lunar Lander game: thrust, explosion, 3 KHz and 6 KHz. All audio control lines are altered by the microcomputer when AUDIO,

from the address decoder, is low. The enabled audio depends on the state of AUD0 thru AUD5.

Thrust and explosion audio signals are both developed by random noise from noise generator M6 and M7. The resistive and capacitive network connected to the pin 6 input of operational amplifier R7 is a low pass filter that filters out the high frequencies for the thrust audio. The pins 8 and 14 outputs of op amp R7 develop two equal amplitude, opposite phase signals for the thrust and explosion signals only. Pin 14 of R7 is the output for the 3 KHz and 6 KHz signals.

#### **Option Switch Settings** with -02 ROMs on Printed Circuit Board

registers 1 credit per coin)

vitch settings of 8-Toggle DIP Switch cated at position P8 on the game PCB)									Switch Settings of 8-Toggle DIP Switch (located at position P8 on the game PCB)								
8	7	6	5	4	3	2	1	Results	8	7	6	5	4	3	2	1	Results
On On Off Off Off Off	Off On							450 fuel units per coin 600 fuel units per coin 750 fuel units per coin 900 fuel units per coin	On On Off Off On	On Off On Off On		On On On On					450 fuel units per coin 600 fuel units per coin 750 fuel units per coin 900 fuel units per coin 1100 fuel units per coin
		TOGGLE	Off On					Free play Coined play as determined by toggles 7 & 8 \$	On Off Off	Off On Off		Off Off Off					1300 fuel units per coin 1550 fuel units per coin 1800 fuel units per coin
				Off Off On	Off On Off On			*German instructions on screen *Spanish instructions on screen *French instructions on screen English instructions on screen			Off On						Free play Coined play as determined by toggles 8, 7, and 5 \$
		UNUSED		On	Oil	On	On	Right coin mechanism (as you face the game) registers:  1 credit per coin \$					Off Off On On	Off On Off On			*German instructions on screen *Spanish instructions on screen *French instructions on screen English instructions on screen \$
						On Off Off	Off On Off	4 credits per coin 5 credits per coin 6 credits per coin (Left coin mechanism always registers 1 credit per coin)							On On Off Off	On Off On Off	Right coin mechanism (as you face the game) registers:  1 credit per coin \$  4 credits per coin  5 credits per coin  6 credits per coin
																	(Left coin mechanism always

**OPTION SWITCH SETTINGS** 

Your game will contain either of two different sets of program ROM/PROMs. Check

your game to see if it contains -01 or -02 program ROM/PROMs; then refer to the ap-

propriate table below to determine your game's option switch settings.

**Option Switch Settings** 

with -01 ROMs on Printed Circuit Board

\*Important: When changing any instruction language switches, do not worry if the six phrases at the top of the screen still remain in the previous language, and only the fuel units per coin phrase has immediately changed. Simply wait until the lunar lander "crashes" (in the attract mode), then the language will reset completely. In free play, the language will not reset unit! the game's start button is pressed.

\$ indicates settings made at the factory and/or recommended settings.

The video output circuit consists of three individual circuits; X axis, Y axis, and Z axis video output circuits. The X axis and Y axis video output circuits consists of a digital-toanalog (DAC) converter, current-to-voltage converter, sample and hold, sample and hold control, and amplifier. The Z axis video output circuit consists of a shift register and a sum-

thru AUD2.

#### X and Y Outputs

The DACs (B11 and D11) each receive binary numbers from the vector generator's position counters outputs. These numbers represent the location of the beam on the monitor. For the X axis, the number is 0 to 1,023, where 0 is at the far left of the monitor screen, 512 at the center, and 1,023 is at the far right. For the Y axis, the number is from 0 to 768, where 0 is at the bottom of the monitor screen, 384 is the center, and 768 is the top.

The DACs convert these binary number inputs to current output. The DAC's current output is applied to the pin 6 inputs of current-to-voltage converters A12 and C12. The pin 5 inputs ensure that the null points (resting point on the monitor screen) of the pin 7 outputs are 512 for the X axis and 384 for the Y axis.


From the current-to-voltage converters, the signal is fed to the sample and hold circuits. Analog switches B12 and D12 pass the voltages to sample and hold capacitors C77 and C84. This is controlled by SHCON (sample and hold control). SHCON is derived by gating 3 MHz from the microcomputer clock circuitry and VGCK\* from the vector generator's state generator. The result of these inputs insure that the pin 7 outputs of voltage-tocurrent converters A12 and C12 have sufficiently stabilized before being applied to the sample and hold capacitors. The output swing of SHCON is -8 to  $\pm$ 8 VDC. When SHCON is high, the voltage charges or discharges the sample and hold capacitor to the voltage value. The voltages are then applied to the second stages of A12 and C12 for an impedance matched output to the X and Y inputs of the monitor. Since the monitor doesn't have field adjustable X and Y gains, the gains are adjusted by variable resistors R87 and


# Z Output


The Z axis video output receives six inputs. BVLD (beam valid), from the output of the vector generator's position counters, tells the Z axis to draw the line. BLANK (vector line blank), from the vector generator's state machine, tells the Z axis to stop drawing a line. SCALE0 thru SCALE3 (grey level shading scale), from the output of the vector generator's data latch, tells the Z axis the grey level shading of the line that is being drawn on the

When BVLD and BLANK are both high, a high is clocked through shift register K9 that turns transistor Q3 off. This allows the scale inputs to be passed through transistor Q2. When BLANK goes low, a low is clocked through K9, transistor Q3 turns on, and the signal is grounded at the base of transistor Q2.

The scale inputs at the base of transistor Q1 determines Q1's emitter voltage, during the line draw period. The SCALEO thru SCALE3 resistors R36 thru R39,resistor R35, and resistor R40 result in a range of about +1.0 VDC when all are low and +4.0 VDC when all are high. The emitter of Q1 follows at about +1.7 to 4.7 VDC, while the emitter of transistor Q2 follows at about +1.0 to 4.0 VDC. This output is applied to the Z input of the monitor. Since there are brightness and contrast controls in the monitor, there are no adjustments in this circuit.









#### SEE MONITOR MANUAL FOR MONITOR SCHEMATIC DIAGRAM




LUNAR LANDER™ **POWER INPUTS AND OUTPUTS** 034230-XX A

© 1979 Atari, Inc.







### **STATE MACHINE**

The state machine is the "master controller" of the vector generator circuitry. It receives instructions from the game MPU, via the vector generator RAM. It carries out these instructions by accessing the appropriate sections of the vector generator ROM memory, using the vector generator program counter to do so. The state machine reads the vector generator ROM data (via Timer 0-3) and decodes this information to determine how it should use this data: 1) to draw a vector; 2) to move the monitor beam to a new position on the monitor display; 3) to "jump" to a new vector memory address; 4) to return to a previous vector memory address; or 5) to tell the game MPU that it has completed its current instructions, and is waiting for its next command.

The state machine consists of input gates B8 and E6, ROM C8, latch D8, clock circuitry A7, and decoder E8. Four bit input TIMER0 thru TIMER3 is the operation code input to the state machine. The A4 thru A6 address input to ROM C8 tells the ROM which instructions to perform. Address inputs A0 thru A3 from latch D8 tells the ROM which state was last performed. The address A7 input  $\overline{GO}$  tells the ROM that the position counters are presently drawing a vector. The HALT input to A7 tells the ROM that the vector generator has completed its operations.

During initial power up of the game, the HALT signal is preset low. The microcomputer reads the high HALT signal through its switch input port (buffer M10) on data line DB0. This tells the microcomputer that the vector generator is halted and waiting for an instruction. To ensure that the beam is off when the state machine is halted, the high HALT, clocked through latch D8, results in a low BLANK to the Z axis output.


The microcomputer outputs an address that results in a DMAGO signal that causes HALT to go high, and clears the vector generator data latches. This makes TIMERO thru TIMER3 signals all low. The state machine now begins executing instructions, starting at vector

When the state machine receives the operation code for a HALT instruction, it outputs a low HALTSTROBE, setting the HALT flipflop A9, and suspending state machine operation.

The GO signals load and enable the vector timer and the X and Y position counters and tell the ROM that the vector generator is now actively drawing a vector. The HALT input to GO flip-flop A9 sets the outputs to ensure that the vector timer and position counters are not active when the state machine is halted. When a low GOSTROBE is clocked through A9, the vector timer and X and Y position counters begin to operate from the GO, GO and GO\* signals. When STOP is clocked through A9, the vector timer has reached its maximum count, and GO goes high. This means the vector has been drawn.

The VGCK input to the clock circuitry is a buffered 1.5 MHz clock signal from the microcomputer. This is the same frequency used to clock the MPU of the microcomputer. The signal clocks latch D8 unless the microcomputer is addressing the vector RAM or ROM memories (when VMEM goes low). Then the clock input to


latch D8 goes high and stays high until VMEM goes high.



the state machine to advance to the next state in its intended sequence.

The vector timer consists of multiplexer F6, decoder E7, and counters B7, C7, and D7. If TIMER0 thru TIMER3 inputs are any state but all high, decoder E7 directly decodes the signals and loads the decoded low into one of the counters. When  $\overline{GO}$  goes low, the counters count from the loaded count until the counters all reach their maximum count. This count is a maximum length of 1024. At this time STOP goes low and clears the GO flip-flop of the state machine.

If the TIMER signals are all high, ALPHANUM goes low and data signals DVX11 and DVY11 are decoded by decoder E7. With this input the counter's maximum length of count is 64.



The X and Y position counters are two identical circuits. Therefore, the following description discusses

The X position counters contain rate multipliers (J8 and K8), down/up counters (C9, D9, and E9),

multiplexers (D10, E10, and F10), and associated gates (B8 and H10). The output of the down/up counters

is a 12-bit binary number that represents the horizontal location of the beam on the monitor screen (or X

axis), with 0 being the far left side of the screen and 1023 being the far right side of the screen. Increasing

or decreasing this binary number output will cause the beam to move to the right or left, respectively. The

vector generator state machine decodes instructions from its memory, and then is capable of using that

The state machine can preset these counters to an entirely different number from their previous con-

tents. This will cause the beam to "jump" to a new location on the monitor screen instantaneously, i.e.,

for drawing a new vector from a different starting position than where the previous vector ended. While

the beam is "jumping" to this new position, the beam itself is turned off to prevent unwanted lines from

appearing on the screen. To preset this new position into the counters, the state generator causes

The state machine can also instruct these counters to count up or down any specific number of counts.

This will cause the beam to move to the left or to the right a specific distance relative to where it was.

During this beam movement, the beam is turned on with the desired intensity. This is the procedure used

to draw a vector on the monitor screen. The direction (to the left or right) and length (0 to 1023) of the vec-

tor to be drawn relative to the beam's current position is determined by DVX0-11 (from the vector

LDSTROBE to go low. At this time, a new 12-bit number (DVX0-11) is loaded into the counters from the

data to alter the binary count of these counters in one of two ways.

vector generator memory data latches.

The UNMDACX1 thru UNMDACX10 (X axis unmultiplexed digital-to-analog converter signals) are transferred and stored at the output of the multiplexers on each rising edge of the 6 MHz clock (from the microcomputer clock circuitry). The DACX1 thru DACX10 signals are sent to the digital-to-analog con-

verters (DACs) in the X video output. The DACX1 and DACX10 outputs represent the physical placement of the beam on the monitor. The far left of the monitor screen is 0, the center is 512, and the far right is 1023. Therefore, if the DACX1 thru DACX10 signal was greater than 1023, the monitor beam would go off the right side of the screen and

generator memory data latches). This data contains information that determines how many clock pulses

DVX0-9 memory data is loaded into rate multipliers J8 and K8. The function of these devices is to

space the desired number of counter clock pulses at equal intervals over the time period that it will take

to draw the desired vector. This insures that vectors of different length will still be displayed with the

same relative beam intensity. DVX10 and 11 are loaded directly into the counters. DVX10 determines

whether the counters count up or down. DVX11 is used to control the select input of multiplexers D10,

he counters will receive and whether the counters will count up or down.

start again on the left side of the screen, a "wraparound" condition. To prevent a wraparound, the multiplexers' select input from UNMDACX11 goes high when the count is greater than 1023 or less than 0. This selects UNMDACX12 to be output from the multiplexers to the DACs, forcing all zeroes or all ones, and thus keeping the beam on the appropriate side on the screen, instead of allowing it to wraparound. The XVLD and YVLD (X and Y valid) outputs from the X and Y position counter multiplexers are gated together to enable the Z axis output, BVLD (beam valid).

A Warner Communications Company

LUNAR LANDER™ **VECTOR GENERATOR SCHEMATIC** 034230-XX A

© 1979 Atari, Inc